| 000 | 00701cam a2200253ua 4500 | ||
|---|---|---|---|
| 001 | 51354 | ||
| 005 | 20171214170100.0 | ||
| 007 | ta | ||
| 008 | 150413s1999 a g b000 u eng u | ||
| 020 |
_a9812531610 _cRS669.00 |
||
| 040 | _aMAIN | ||
| 041 | 1 |
_aeng _hNULL |
|
| 082 | 1 | 4 |
_a621.392 _bCHA/D |
| 100 | 1 | _aChang, K. C.. | |
| 245 | 1 | 0 |
_aDigital systems design with VHDL and synthesis : an integrated approach / _cK. C. Chang. |
| 250 |
_a / _b. |
||
| 260 |
_aLos Alamitos : _bComputer society , _c1999. |
||
| 300 |
_axv,499p. : _bfigures ; _c21cm _e1 CD . |
||
| 365 | _aRS669.00 | ||
| 504 | _aincludes index | ||
| 653 | 0 | _aVHDL | |
| 653 | 0 | _aSYSTEM DESIGN- DATA PROCESSING | |
| 942 | _cBK | ||
| 999 |
_c51029 _d51029 |
||