Central Library , Vidyasagar University

Your cart is empty.

Online Public Access Catalogue (OPAC)
Central Library - Vidyasagar University

“Education does not only mean learning, reading, writing, and arithmetic,

it should provide a comprehensive knowledge”

-Ishwarchandra Vidyasagar


Normal view MARC view ISBD view

Chip design fo submicron VLSI: cmos layout and simulation / by John P. Uyemura

By: Uyemura ,John P.
Material type: TextTextPublisher: New Delhi: Cengage Learning, 2006Description: xvi,411p.: ill.,tables; 24cm.ISBN: 9788131501955:.Subject(s): METALOXIDICE CONDUCTORDDC classification: 621.395
Tags from this library: No tags from this library for this title. Log in to add tags.
    average rating: 0.0 (0 votes)
Item type Current location Call number Status Date due Barcode
Books Books Central Library
Library Annex (Ground Floor) 		621.395 UYE/C (Browse shelf) Available 117292
Books Books Central Library
Library Annex (Ground Floor) 		621.395 UYE/C (Browse shelf) Available 117291

Includes index and appendix.

There are no comments for this item.

Log in to your account to post a comment.

Powered by Koha