Normal view MARC view ISBD view

Timing analysis and optimization of sequential circuits / by Naresh Maheshwari and Sachin S.Sapatnekar.

By: Maheshwari, Naresh.

Contributor(s): Sapatnekar, Sachin S.

Material type: Text

TextPublisher: NewDelhi : Springer (India) , 2007Edition: .Description: 190p. : Calculus ; 22cm 1 CD.Subject(s): COMPUTER ENGINEERINGDDC classification: 621.395

Tags from this library: No tags from this library for this title. Log in to add tags.

average rating: 0.0 (0 votes)

Holdings ( 2 )
Title notes
Comments ( 0 )

Item type	Current location	Call number	Copy number	Status	Date due	Barcode
Books	Central Library Old Stack Room	621.395 MAH/T (Browse shelf)	1	Available		75279
Books	Central Library Old Stack Room	621.395 MAH/T (Browse shelf)	2	Available		75280

Browsing Central Library Shelves , Shelving location: Old Stack Room Close shelf browser

Previous		No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	621.395 LEA/D Digital principles and applications /	621.395 LEA/D Digital principles and applications /	621.395 MAH/T Timing analysis and optimization of sequential circuits /	621.395 MAH/T Timing analysis and optimization of sequential circuits /	621.395 MAL/D Digital : principles and applications /	621.395 MAL/D Digital : principles and applications /	621.395 MAL/D Digital : principles and applications /	Next

Includes index and reference

75279 RS750.00

75280

There are no comments for this item.

Central Library , Vidyasagar University

Timing analysis and optimization of sequential circuits / by Naresh Maheshwari and Sachin S.Sapatnekar.

By: Maheshwari, Naresh.

Contributor(s): Sapatnekar, Sachin S.

Browsing Central Library Shelves , Shelving location: Old Stack Room Close shelf browser