Timing analysis and optimization of sequential circuits / by Naresh Maheshwari and Sachin S.Sapatnekar.
By: Maheshwari, Naresh.
Contributor(s): Sapatnekar, Sachin S.
Material type:
Item type | Current location | Call number | Copy number | Status | Date due | Barcode |
---|---|---|---|---|---|---|
![]() |
Central Library Old Stack Room | 621.395 MAH/T (Browse shelf) | 1 | Available | 75279 | |
![]() |
Central Library Old Stack Room | 621.395 MAH/T (Browse shelf) | 2 | Available | 75280 |
Browsing Central Library Shelves , Shelving location: Old Stack Room Close shelf browser
No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | ||||
621.395 LEA/D Digital principles and applications / | 621.395 LEA/D Digital principles and applications / | 621.395 LEA/D Digital principles and applications / | 621.395 MAH/T Timing analysis and optimization of sequential circuits / | 621.395 MAH/T Timing analysis and optimization of sequential circuits / | 621.395 MAL/D Digital : principles and applications / | 621.395 MAL/D Digital : principles and applications / |
Includes index and reference
75279 RS750.00
75280
There are no comments for this item.